Effectively Scheduling Computational Graphs of Deep Neural Networks toward Their Domain-Specific Accelerators

<u>Jie Zhao¹</u> Siyuan Feng² Xiaoqiang Dan³ Fei Liu³ Chengke Wang³ Sheng Yuan³ Wenyuan Lv³ Qikai Xie³ ¹Information Engineering University, Zhengzhou ²Shanghai Jiao Tong University, Shanghai ³Stream Computing Inc., Hangzhou

The 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI'23)

July 12, 2023, Boston, MA, USA

Outline

Introduction

2 Overview

- 3 Schedule Sub-graph Instances
- Generate Kernels for Sub-graph Instances
- **5** Experimental Results
- 6 Conclusion

• Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow

- Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow
- A DSA Abstraction has formed after several years of investigations



- Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow
- A DSA Abstraction has formed after several years of investigations



$$\begin{array}{l} \operatorname{Goya} \left\{ \begin{array}{l} d \leftarrow 1; c \leftarrow 9; u \leftarrow 1 \\ LB \leftarrow \operatorname{Local} \operatorname{Memory} \operatorname{or} \operatorname{N/A} \\ GB \leftarrow \operatorname{Shared} \operatorname{Memory} \\ CU_1 \leftarrow \operatorname{GEMM} \operatorname{engine}/\operatorname{TPC} \\ \right. \\ \operatorname{Ascend} \left\{ \begin{array}{l} d \leftarrow 1; c \leftarrow 8; u \leftarrow 3 \\ LB \leftarrow \operatorname{Unified}/\operatorname{L1} \operatorname{Buffer} \\ GB \leftarrow \operatorname{on-chip} \operatorname{Buffer} \\ CU_1 \leftarrow \operatorname{scalar} \operatorname{unit} \\ CU_2 \leftarrow \operatorname{vector} \operatorname{unit} \\ CU_3 \leftarrow \operatorname{cube} \operatorname{unit} \\ \end{array} \right. \\ \operatorname{IPU} \left\{ \begin{array}{l} d \leftarrow 2; c \leftarrow 1216; u \leftarrow 1 \\ LB \leftarrow \operatorname{Local} \operatorname{Memory} \\ GB \leftarrow \operatorname{N/A} \\ CU_1 \leftarrow \operatorname{core} \end{array} \right. \end{array} \right.$$

- Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow
- A DSA Abstraction has formed after several years of investigations



• Scheduling DNNs for this DSA abstraction is thus important!

- Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow
- A DSA Abstraction has formed after several years of investigations



- Scheduling DNNs for this DSA abstraction is thus important!
- But existing approaches cannot fully exploit its computing power...



- layer: nodes connected in a ٠ straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph

< □ > < @ >

A B A A B A July 12, 2023, Boston, MA, USA 4 / 21



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph
- Prior work groups nodes by obscuring hardware architectures, producing more kernels and requiring more in-between, off-core data movements;



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph
- Prior work groups nodes by obscuring hardware architectures, producing more kernels and requiring more in-between, off-core data movements;
- Grouping nodes within a layer generates fine-grained sub-graphs, missing the across-layer instruction scheduling opportunities;



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph
- Prior work groups nodes by obscuring hardware architectures, producing more kernels and requiring more in-between, off-core data movements;
- Grouping nodes within a layer generates fine-grained sub-graphs, missing the across-layer instruction scheduling opportunities;
- Prior work did not expose/exploit the imbalanced memory usage distribution^[1], under-utilizing the faster local memory.

[1] Ji Lin et al. "Memory-efficient Patch-based Inference for Tiny Deep Learning". NeurIPS vol. 344 2021, ppE1+13. E



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph
- Construct coarser-grained sub-graphs, generating larger kernels and coverting data movements from off-core to on-core;



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph
- Construct coarser-grained sub-graphs, generating larger kernels and coverting data movements from off-core to on-core;
- Sub-graphs should cover layers or blocks, better hiding memory latency and exploiting the parallelism across CUs;



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph
- Construct coarser-grained sub-graphs, generating larger kernels and coverting data movements from off-core to on-core;
- Sub-graphs should cover layers or blocks, better hiding memory latency and exploiting the parallelism across CUs;
- Consider the internal relations between coarser-grained sub-graphs, better utilizing the faster local memory.



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph
- Construct coarser-grained sub-graphs, generating larger kernels and coverting data movements from off-core to on-core;
- Sub-graphs should cover layers or blocks, better hiding memory latency and exploiting the parallelism across CUs;
- Consider the internal relations between coarser-grained sub-graphs, better utilizing the faster local memory.
- These solutions form our new scheduler for DSA GraphTurbo.

 maximally preserve the input tensors in LB to convert as many off-core data movements as possible into on-core data exchanges.



• Each cluster processes 8 images; each stage reduces an image by half.



- Each cluster processes 8 images; each stage reduces an image by half.
- Construct larger sub-graph for each stage.



- Each cluster processes 8 images; each stage reduces an image by half.
- Construct larger sub-graph for each stage.
- Split each sub-graph into 8, 4, 2, and 1 instance(s), respectively.



- Each cluster processes 8 images; each stage reduces an image by half.
- Construct larger sub-graph for each stage.
- Split each sub-graph into 8, 4, 2, and 1 instance(s), respectively.
- Schedule sub-graph instances in this order.



- Each cluster processes 8 images; each stage reduces an image by half.
- Construct larger sub-graph for each stage.
- Split each sub-graph into 8, 4, 2, and 1 instance(s), respectively.
- Schedule sub-graph instances in this order.
- Saturate LB while exploiting the parallelism across cores.

Algorithm 1: Compute SplitInfo

1 5	SplitInfo $\leftarrow \emptyset$;
2 f	foreach d in $[1, \dots, depth \leftarrow dimof(output \text{ of } SG)]$ do
3	$n_d \leftarrow 0$; $split_d \leftarrow 0$; $f_d \leftarrow \infty$;
4	foreach v in [1, 2, 4, 8, 9,, $size_{output}^{(d)}$] do
5	if $\lceil \frac{peak}{v} \rceil \leq size of (LB)$ then
6	$n_d \leftarrow n_d + 1$; $split_d \leftarrow 1$; $f_d \leftarrow v$; break;
7	foreach t in intermediates do
8	if $split_d = 1$ then
9	$n_d \leftarrow n_d + \mathbf{num_of_op}(t);$
10	if match_dim(t, d) and $size_t^{(d)} \% f_d = 0$ then
11	SplitInfo \leftarrow SplitInfo $\cup \{(split_d, n_d, f_d, d)\};$

```
Algorithm 1: Compute SplitInfo

    SplitInfo ← Ø;

2 foreach d in [1, \dots, depth \leftarrow dimof(output of SG)] do
          n_d \leftarrow 0; split_d \leftarrow 0; f_d \leftarrow \infty;
3
          foreach v in [1, 2, 4, 8, 9, ..., size_{output}^{(d)}] do
4
                if \lceil \frac{peak}{2} \rceil \leq size of (LB) then
5
                       n_d \leftarrow n_d + 1; split<sub>d</sub> \leftarrow 1; f_d \leftarrow v; break;
6
          foreach t in intermediates do
                if split_d = 1 then
8
                      n_d \leftarrow n_d + \mathbf{num} \ \mathbf{of} \ \mathbf{op}(t):
0
                       if match_dim(t, d) and size_t^{(d)} \% f_d = 0 then
10
                             SplitInfo \leftarrow SplitInfo \cup {(split_d, n_d, f_d, d)};
11
```

- Collect hardware information for constructing larger sub-graphs.
- SplitInfo includes split loop dimension, factor, etc.

```
Algorithm 1: Compute SplitInfo

    SplitInfo ← Ø;

2 foreach d in [1, \dots, depth \leftarrow dimof(output of SG)] do
          n_d \leftarrow 0; split_d \leftarrow 0; f_d \leftarrow \infty;
          foreach v in [1, 2, 4, 8, 9, ..., size_{output}^{(d)}] do
4
                if \lceil \frac{peak}{2} \rceil \leq size of (LB) then
5
                       n_d \leftarrow n_d + 1; split<sub>d</sub> \leftarrow 1; f_d \leftarrow v; break;
6
          foreach t in intermediates do
                if split_d = 1 then
8
                       n_d \leftarrow n_d + \mathbf{num} \ \mathbf{of} \ \mathbf{op}(t):
9
                       if match_dim(t, d) and size_t^{(d)} \% f_d = 0 then
10
                             SplitInfo \leftarrow SplitInfo \cup {(split_d, n_d, f_d, d)};
11
```

- Collect hardware information for constructing larger sub-graphs.
- SplitInfo includes split loop dimension, factor, etc.
- Each sub-graph SG is initialized by an op.
- Each op include only one output tensor and multiple input tensors.

```
Algorithm 1: Compute SplitInfo

    SplitInfo ← Ø;

2 foreach d in [1, \dots, depth \leftarrow dimof(output of SG)] do
          n_d \leftarrow 0; split_d \leftarrow 0; f_d \leftarrow \infty;
          foreach v in [1, 2, 4, 8, 9, ..., size_{output}^{(d)}] do
4
                if \lceil \frac{peak}{2} \rceil \leq size of (LB) then
5
                       n_d \leftarrow n_d + 1; split<sub>d</sub> \leftarrow 1; f_d \leftarrow v; break;
6
          foreach t in intermediates do
                if split_d = 1 then
8
                       n_d \leftarrow n_d + \mathbf{num} \ \mathbf{of} \ \mathbf{op}(t):
9
                       if match_dim(t, d) and size_t^{(d)} \% f_d = 0 then
10
                             SplitInfo \leftarrow SplitInfo \cup {(split_d, n_d, f_d, d)};
11
```

- Collect hardware information for constructing larger sub-graphs.
- SplitInfo includes split loop dimension, factor, etc.
- Each sub-graph SG is initialized by an op.
- Each op include only one output tensor and multiple input tensors.
- Compute SplitInfo for the output and propagate it to inputs.

```
Algorithm 1: Compute SplitInfo

    SplitInfo ← Ø;

2 foreach d in [1, \dots, depth \leftarrow dimof(output of SG)] do
          n_d \leftarrow 0; split_d \leftarrow 0; f_d \leftarrow \infty;
          for
each v in [1, 2, 4, 8, 9, \cdots, size_{output}^{(d)}] do
4
                if \lceil \frac{peak}{2} \rceil \leq size of (LB) then
5
                       n_d \leftarrow n_d + 1; split<sub>d</sub> \leftarrow 1; f_d \leftarrow v; break;
6
          foreach t in intermediates do
                if split_d = 1 then
8
                       n_d \leftarrow n_d + \mathbf{num} \ \mathbf{of} \ \mathbf{op}(t):
9
                       if match_dim(t, d) and size_t^{(d)} \% f_d = 0 then
10
                              SplitInfo \leftarrow SplitInfo \cup \{(split_d, n_d, f_d, d)\};
11
```

- Collect hardware information for constructing larger sub-graphs.
- SplitInfo includes split loop dimension, factor, etc.
- Each sub-graph SG is initialized by an op.
- Each op include only one output tensor and multiple input tensors.
- Compute SplitInfo for the output and propagate it to inputs.
- Define three metrics, and use

$$\operatorname{lexmax}_{\forall d \in \operatorname{SplitInfo}}(n_d, -f_d, -d)$$

to select the a loop dimension of a tensor to be split.

Schedule Sub-graph Instances

Group Sub-graphs with the aid of SplitInfo

Algorithm 2: Group sub-graphs

```
1 SG[1, \dots, g] \leftarrow topological\_order (G); b \leftarrow g;
2 foreach i in [1, \dots, g] do
         SplitInfo[i] \leftarrow Algo.1 (SG[i]);
3
         BestSplit[i] \leftarrow Eq. (1) (SG[i], SplitInfo[i]);
5 repeat
         \{G, s\} \leftarrow \text{straight merge}(SG[1, \dots, b], \text{SplitInfo}[1, \dots, b]);
6
         foreach i in [1, \dots, s] do
7
               BestSplit[i] \leftarrow Eq. (1) (SG[i], SplitInfo[i]);
 8
          \{G,d\} \leftarrow diamond\_merge(SG[1, \cdots, s], SplitInfo[1, \cdots, s]);
9
         foreach i in [1, \dots, d] do
10
               BestSplit[i] \leftarrow Eq. (1) (SG[i], SplitInfo[i]);
11
         \{G,b\} \leftarrow branch\_merge(SG[1, \dots, d], SplitInfo[1, \dots, d]);
12
         foreach i in [1, \dots, b] do
13
              BestSplit[i] \leftarrow Eq. (1) (SG[i], SplitInfo[i]);
14
15 until s, d and b all do not decrease;
```

Image: A matrix

Group Sub-graphs with the aid of SplitInfo

Algorithm 2: Group sub-graphs

```
1 SG[1, \dots, g] \leftarrow topological\_order (G); b \leftarrow g;
2 foreach i in [1, \dots, g] do
         SplitInfo[i] \leftarrow Algo.1 (SG[i]);
3
         BestSplit[i] \leftarrow Eq. (1) (SG[i], SplitInfo[i]);
5 repeat
         \{G, s\} \leftarrow \text{straight merge}(SG[1, \dots, b], \text{SplitInfo}[1, \dots, b]);
6
         foreach i in [1, \dots, s] do
7
               BestSplit[i] \leftarrow Eq. (1) (SG[i], SplitInfo[i]);
 8
          \{G,d\} \leftarrow diamond\_merge(SG[1, \cdots, s], SplitInfo[1, \cdots, s]);
0
         foreach i in [1, \cdots, d] do
10
               BestSplit[i] \leftarrow Eq. (1) (SG[i], SplitInfo[i]);
11
         \{G,b\} \leftarrow branch\_merge(SG[1, \dots, d], SplitInfo[1, \dots, d]);
12
         foreach i in [1, \dots, b] do
13
               BestSplit[i] \leftarrow Eq. (1) (SG[i], SplitInfo[i]);
14
15 until s, d and b all do not decrease;
```

• Sort a graph G in a topological order, each node denoting an SG.

Group Sub-graphs with the aid of SplitInfo

Algorithm 2: Group sub-graphs



Sort a graph G in a topological order, each node denoting an SG.
Group SG by repeatedly considering three patterns



Order Sub-graph Instances





• GraphTurbo uses either a BFS heuristic to order these sub-graph instances,

Order Sub-graph Instances



 GraphTurbo uses either a BFS heuristic to order these sub-graph instances,

al a2 a3 a4 a5 a6 a7 a8 b1 b2 b3 b4 c1 c2 d1

or a DFS heuristic, which simplifies the algorithmic design.
 a) a) b) a) b)

< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

Order Sub-graph Instances



 GraphTurbo uses either a BFS heuristic to order these sub-graph instances,

al a2 a3 a4 a5 a6 a7 a8 b1 b2 b3 b4 c1 c2 d1

- An ILP-based heuristic is under construction and will be released soon.

Schedule Sub-graph Instances

Infer Core Binding and Buffer Scopes

Algorithm 4: Infer Core Binding and Buffer Scopes

```
1 visit \leftarrow DFS_visit_reverse_order(O); size \leftarrow sizeof(visit);
2 bind[1, \cdots, size] \leftarrow \{[]\}; scope[1, \cdots, size] \leftarrow \{LB\};
3 foreach i in [1, ..., size] do
        if bind[i] = [] or scope[i] \neq LB then
              bind[i] \leftarrow plain binding (output of visit[i]);
5
              if infer_binding (bind[i]) = [] or is invalid then
6
                   continue:
              foreach producer [i] in visit do
8
                   if bind[i] = [] then
9
                         bind[i] \leftarrow infer binding (bind[i]);
10
                   else if bind[i] \neq infer binding (bind[i]) then
11
12
                         scope[i] \leftarrow GB;
13
                   else
                         continue:
14
15
         else
             bind[i] \leftarrow update\_binding (bind[i]) uses more cores than
16
               plain_binding (output of visit[i]) ? update_binding
               (bind[i]): plain binding (output of visit[i]);
```

イロト イボト イヨト イヨ

Infer Core Binding and Buffer Scopes

Algorithm 4: Infer Core Binding and Buffer Scopes

```
1 visit \leftarrow DFS_visit_reverse_order(O); size \leftarrow sizeof(visit);
2 bind[1, \dots, size] \leftarrow \{[]\}; scope[1, \dots, size] \leftarrow \{LB\};
3 foreach i in [1, \dots, size] do
        if bind[i] = [] or scope[i] \neq LB then
5
              bind[i] \leftarrow plain binding (output of visit[i]);
              if infer_binding (bind[i]) = [] or is invalid then
6
                   continue:
              foreach producer [i] in visit do
8
                   if bind[i] = [] then
9
10
                         bind[i] \leftarrow infer binding (bind[i]);
                   else if bind[i] \neq infer binding (bind[i]) then
11
12
                         scope[i] \leftarrow GB;
13
                   else
14
                         continue:
15
         else
              bind[i] \leftarrow update\_binding (bind[i]) uses more cores than
16
               plain_binding (output of visit[i]) ? update_binding
               (bind[i]): plain binding (output of visit[i]);
```

- Visit the scheduling result of sub-graph instances in a reverse order.
- Either initialize binding information using a plain strategy and the buffer scope using LB,
- or infer the binding strategy from the output tensor.
- A better strategy is selected if both inferred and initialized binding information exist.

Schedule Sub-graph Instances

Concatenate the Outputs of Sub-graph Instances

• Detect fine-grained dependencies between sub-graph instances and introduce a lightweight concatenation *op* when necessary.



Concatenate the Outputs of Sub-graph Instances

• Detect fine-grained dependencies between sub-graph instances and introduce a lightweight concatenation *op* when necessary.



 Insert additional ops, e.g., copy, redistribute, for moving data across the memory hierarchy if the binding strategies and memory scopes of a concatenation op are different from each other.

Concatenate the Outputs of Sub-graph Instances

• Detect fine-grained dependencies between sub-graph instances and introduce a lightweight concatenation *op* when necessary.



- Insert additional *ops*, e.g., copy, redistribute, for moving data across the memory hierarchy if the binding strategies and memory scopes of a concatenation *op* are different from each other.
- How the approach is generalied to handle a sub-graph of multiple output tensors and other cases is discussed in the paper.

Loop Fusion within Layers

• Generate one kernel for a sub-graph instance by expanding it as



Loop Fusion within Layers

• Generate one kernel for a sub-graph instance by expanding it as



loop fusion is performed between the components connected by



an *op* that can be expressed using loop nests of arithmetic operations

• Perform loop fusion within each layer



Generate Kernels for Sub-graph Instances

July 12, 2023, Boston, MA, USA 12 / 21

Buffer Stitching across Layers/Blocks

- Remain the outputs of a layer in LB, e.g., res_/1, instead of spilling it to slower global memory
- Consider both compute- and memory-intensive ops.



Memory Allocation and Reuse

• Release the space consumed by an output tensor as early as possible.

Memory Allocation and Reuse

- Release the space consumed by an output tensor as early as possible.
- The space with the logest liveness across multiple computation tasks is first spilled in case LB cannot hold all tensors.



Generate Kernels for Sub-graph Instances

July 12, 2023, Boston, MA, USA 14 / 21

Across-layer Instruction Scheduling

• Weight tensors can be promoted as early as possible.



anchor op to perform fusion and tiling

< □ > < 同 >

(3)

Across-layer Instruction Scheduling

• Weight tensors can be promoted as early as possible.



• The latency of these promotion statements behind computation tasks.



Across-layer Instruction Scheduling

• Weight tensors can be promoted as early as possible.



• The latency of these promotion statements behind computation tasks.



• Enable across-layer memory latency hiding.

Generate Kernels for Sub-graph Instances Across-layer Instruction Scheduling July 12, 2023, Boston, MA, USA 15 / 21

Environments and Setup

• The experiment platform is STCP920^[1]



 $\begin{array}{l} d \leftarrow 4; c \leftarrow 8; u \leftarrow 3 \\ LB \leftarrow 64 \text{ KB L1} \\ GB \leftarrow 8\text{MB last local buffer (LLB)} \\ CU_1 \leftarrow \text{vector core; } CU_2 \leftarrow \text{VME; } CU_3 \leftarrow \text{MME} \end{array}$

Environments and Setup

• The experiment platform is STCP920^[1]



```
\begin{array}{l} d \leftarrow 4; c \leftarrow 8; u \leftarrow 3 \\ LB \leftarrow 64 \text{ KB L1} \\ GB \leftarrow 8\text{MB last local buffer (LLB)} \\ CU_1 \leftarrow \text{vector core; } CU_2 \leftarrow \text{VME; } CU_3 \leftarrow \text{MME} \end{array}
```

- DNN models: ResNet-50 v1.5, BERT, DLRM, MobileNet v2, Vision_Transformer, DenseNet, Conformer
- DNN frameworks: Pytorch v1.81.1 for DLRM, and TensorFlow v1.13 for all others
- Compare with TVM, AStitch, and a vendor-crafted implementation

[1]Rongkai Zhan et al. "NeuralScale: A RISC-V Based Neural Processor Boosting Al Inference in Clouds". *Fifth Workshop on Computer Architecture Research with RISC-V*. CARRV. Virtual, 2021. $\Box \mapsto \langle \Box \rangle = \langle$

Experimental Results

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

labal	modal	batch	batch	es per cluster	throughput	TVM's
laber	moder	size	TVM	GraphTurbo	unit	result
A	ResNet-50	64	2	16	images/s	1064
B	BERT-128	32	4	8	sentences/s	512
C	BERT-256	16	2	4	sentences/s	412
D	BERT-384	8	1	2	sentences/s	36
Ē	BERT-512	8	1	2	sentences/s	324
Ð	DLRM	1024	64	256	queries/s	131000
G	MobileNet-v2	128	2	32	images/s	1416
Ð	Vision_Transformer	32	4	8	images/s	40
0	DenseNet	32	4	8	images/s	456
Ð	Conformer	12	1	3	sentences/s	184

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

labal	modal	batch	batch	es per cluster	throughput	TVM's
laber	moder	size	TVM	GraphTurbo	unit	result
A	ResNet-50	64	2	16	images/s	1064
B	BERT-128	32	4	8	sentences/s	512
Õ	BERT-256	16	2	4	sentences/s	412
D	BERT-384	8	1	2	sentences/s	36
E	BERT-512	8	1	2	sentences/s	324
E	DLRM	1024	64	256	queries/s	131000
G	MobileNet-v2	128	2	32	images/s	1416
Ð	Vision_Transformer	32	4	8	images/s	40
Ō	DenseNet	32	4	8	images/s	456
	Conformer	12	1	3	sentences/s	184



- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

labal	modal	batch	batch	es per cluster	throughput	TVM's
label	inodei		TVM	GraphTurbo	unit	result
A	ResNet-50	64	2	16	images/s	1064
B	BERT-128	32	4	8	sentences/s	512
C	BERT-256	16	2	4	sentences/s	412
D	BERT-384	8	1	2	sentences/s	36
E	BERT-512	8	1	2	sentences/s	324
Ð	DLRM	1024	64	256	queries/s	131000
G	MobileNet-v2	128	2	32	images/s	1416
Ð	Vision_Transformer	32	4	8	images/s	40
1 D	DenseNet	32	4	8	images/s	456
Ð	Conformer	12	1	3	sentences/s	184



- TVM fuses *ops* within a sub-graph, producing kernels that exchange data via DDR.
- AStitch neither orders sub-graph instances nor considers compute-intensive *ops*.

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

labal	modal	batch	batch	es per cluster	throughput	TVM's
label	model		TVM	GraphTurbo	unit	result
A	ResNet-50	64	2	16	images/s	1064
B	BERT-128	32	4	8	sentences/s	512
C	BERT-256	16	2	4	sentences/s	412
D	BERT-384	8	1	2	sentences/s	36
E	BERT-512	8	1	2	sentences/s	324
Ð	DLRM	1024	64	256	queries/s	131000
G	MobileNet-v2	128	2	32	images/s	1416
Ð	Vision_Transformer	32	4	8	images/s	40
1 D	DenseNet	32	4	8	images/s	456
Ð	Conformer	12	1	3	sentences/s	184



- TVM fuses *ops* within a sub-graph, producing kernels that exchange data via DDR.
- AStitch neither orders sub-graph instances nor considers compute-intensive ops.
- On average, GraphTurbo outperforms TVM by 11.15×, AStitch by 6.16×, and the vendor-crafted implementation by 1.04×.

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

labal	modal	batch	batch	es per cluster	throughput	TVM's
laber	moder	size	TVM	GraphTurbo	unit	result
A	ResNet-50	64	2	16	images/s	1064
B	BERT-128	32	4	8	sentences/s	512
C	BERT-256	16	2	4	sentences/s	412
D	BERT-384	8	1	2	sentences/s	36
Ē	BERT-512	8	1	2	sentences/s	324
Ð	DLRM	1024	64	256	queries/s	131000
G	MobileNet-v2	128	2	32	images/s	1416
Ð	Vision_Transformer	32	4	8	images/s	40
Ð	DenseNet	32	4	8	images/s	456
Ð	Conformer	12	1	3	sentences/s	184



- TVM fuses *ops* within a sub-graph, producing kernels that exchange data via DDR.
- AStitch neither orders sub-graph instances nor considers compute-intensive *ops*.
- On average, GraphTurbo outperforms TVM by 11.15×, AStitch by 6.16×, and the vendor-crafted implementation by 1.04×.
- Compilation overhead of different approaches is reported in the paper.

Experimental Results

• Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



• Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



Variant 1: maximally keeps outputs in LLB

• Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



- Variant 1: maximally keeps outputs in LLB
- Variant 2: maximally keeps outputs in L1; outperforms Variant 1 by 3.67×. (demonstrating the importance of utilizing L1, i.e., the LB of the DSA abstraction)

• Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



- Variant 1: maximally keeps outputs in LLB
- Variant 2: maximally keeps outputs in L1; outperforms Variant 1 by 3.67×. (demonstrating the importance of utilizing L1, i.e., the LB of the DSA abstraction)
- Variant 3: Variant 2 + schedule sub-graph instance; outperforms Variant 1 by 2.20×.

• Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



- Variant 1: maximally keeps outputs in LLB
- Variant 2: maximally keeps outputs in L1; outperforms Variant 1 by 3.67×. (demonstrating the importance of utilizing L1, i.e., the LB of the DSA abstraction)
- Variant 3: Variant 2 + schedule sub-graph instance; outperforms Variant 1 by 2.20×.
- Variant 4: Variant 3 + across-layer instruction scheduling; outperforms Variant 1 by 1.72×.

Experimental Results

Hardware Utilization

• We report the frequencies of each memory level.

lahal		DE	DR		LI	B	L1		
Tabel	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo
A	58	1	1	0	11	11	0	291	284
B	242	2	1	0	0	0	0	304	305
C	242	2	1	0	25	110	0	401	240
D	515	2	1	0	49	75	0	968	967
Ē	242	2	1	0	25	76	0	474	337
Ð	76	1	0	0	0	0	0	75	76
G	56	1	0	0	7	3	0	619	608
H	214	-	24	0	-	60	0	-	340
Ð	247	-	0	0	-	3	0	-	389
J	1054	-	4	0	-	813	0	-	250

Hardware Utilization

• We report the frequencies of each memory level.

labal	DDR				LI	B	L1		
label	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo
A	58	1	1	0	11	11	0	291	284
B	242	2	1	0	0	0	0	304	305
C	242	2	1	0	25	110	0	401	240
D	515	2	1	0	49	75	0	968	967
Ē	242	2	1	0	25	76	0	474	337
Ð	76	1	0	0	0	0	0	75	76
G	56	1	0	0	7	3	0	619	608
H	214	-	24	0	-	60	0	-	340
Ð	247	-	0	0	-	3	0	-	389
J	1054	-	4	0	-	813	0	-	250

• We also report how VME and MME are utilized.



Hardware Utilization

• We report the frequencies of each memory level.

labal	DDR				LI	B	L1		
label	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo
A	58	1	1	0	11	11	0	291	284
B	242	2	1	0	0	0	0	304	305
C	242	2	1	0	25	110	0	401	240
D	515	2	1	0	49	75	0	968	967
E	242	2	1	0	25	76	0	474	337
Ð	76	1	0	0	0	0	0	75	76
G	56	1	0	0	7	3	0	619	608
H	214	-	24	0	-	60	0	-	340
Ð	247	-	0	0	-	3	0	-	389
J	1054	-	4	0	-	813	0	-	250

• We also report how VME and MME are utilized.



• The scalability to GPU is demonstrated in the paper using ResNet18-Tailor, which outperforms the CUTLASS implementations with and without convolution fusion by $1.06 \times$ and $1.23 \times$.

Experimental Results

Hardware Utilization

July 12, 2023, Boston, MA, USA 19 / 21

+ We recognize the importance of considering hardware architecture at the graph partitioning level, enabling the synergy between network and hardware architectures.

- We recognize the importance of considering hardware architecture at the graph partitioning level, enabling the synergy between network and hardware architectures.
- + This synergy reduces off-core data movements, better saturates the valuable local memory, and empowers across-layer instruction scheduling.

- We recognize the importance of considering hardware architecture at the graph partitioning level, enabling the synergy between network and hardware architectures.
- + This synergy reduces off-core data movements, better saturates the valuable local memory, and empowers across-layer instruction scheduling.
- We design and implement a novel scheduling approach GraphTurbo, addressing the deployment of DNNs on DSA chips and offering insight to other platforms.

- We recognize the importance of considering hardware architecture at the graph partitioning level, enabling the synergy between network and hardware architectures.
- + This synergy reduces off-core data movements, better saturates the valuable local memory, and empowers across-layer instruction scheduling.
- We design and implement a novel scheduling approach GraphTurbo, addressing the deployment of DNNs on DSA chips and offering insight to other platforms.
- The experimental results demonstrate that GraphTurbo can outperform two state-of-the-art tools and achieve performance comparable to the vendor-crafted code.

Thank you!



Any Questions?

We acknowledgment the TVM community led by Tianqi Chen, without whose work this paper would be impossible.